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Abstract
In this article, we propose and experimentally demonstrate a triple-mode single-transistor
graphene amplifier utilizing a three-terminal back-gated single-layer graphene transistor. The
ambipolar nature of electronic transport in graphene transistors leads to increased amplifier
functionality as compared to amplifiers built with unipolar semiconductor devices. The am-
bipolar graphene transistors can be configured as n-type, p-type, or hybrid-type by changing
the gate bias. As a result, the single-transistor graphene amplifier can operate in the common-
source, common-drain, or frequency multiplication mode, respectively. This in-field control-
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lability of the single-transistor graphene amplifier can be used to realize the modulation nec-
essary for phase shift keying and frequency shift keying, which are widely used in wireless
applications. It also offers new opportunities for designing analog circuits with simpler struc-
ture and higher integration densities for communications applications.
Keywords: Graphene, Transistor, Ambipolar, Triple-Mode Amplifier, Phase Shift Keying, Fre-
quency Shift Keying
The single-transistor amplifier, which consists of one transistor and one resistor, is one of the
most basic and most important blocks in analog circuits. There are three types of single-transistor
amplifiers: common-source, common-drain, and common-gate, each of which exhibits different
characteristics. The key difference among the three types of amplifiers is determined by the small-
signal voltage gain, defined as ∆Vout/∆Vin. The common-source amplifier provides negative gain,
whereas the common-drain and common-gate amplifiers provide positive gain. Since different
applications usually prefer different types of single-transistor amplifiers, it would be very attractive
if the same amplifier can be configured in-field into more than one type. However, in Si-based
metal-oxide-semiconductor field-effect transistor (MOSFET) technology, the type of an amplifier
is only dependent on its physical configuration, i.e., the node where the input Vin is applied, the
node where Vout is obtained, and the placement of the resistor. Therefore, in-field configuration of
an amplifier is usually infeasible since the physical configuration is determined during fabrication.
Recently, graphene, which is a single two-dimensional atomic plane of graphite with a hon-
eycomb crystal lattice, has attracted strong interest as an alternative device technology for future
nanoelectronics.1–5 Graphene’s high carrier mobility, excellent mechanical and thermal stability,
superior thermal conductivity,6,7 and exceptional resistance to electro-migration make graphene an
excellent candidate for high-frequency analog applications. Graphene’s high carrier mobility can
deliver a large small-signal transconductance gm, defined as ∆IDS/∆VGS, which is a key parameter
determining the high-frequency performance of a transistor and the gain of an amplifier. Recent
work has demonstrated graphene field-effect transistors with a cutoff frequency fT of 100 GHz8
and it has also been predicted that THz graphene transistors can be achieved at a channel length of
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50 nm.9 Another important criterion for high-frequency analog applications is an acceptably low
level of 1/ f noise. It was established that graphene transistors produce relatively low levels of 1/ f
noise,10–12 comparable to those of conventional semiconductor devices, which makes graphene
transistors suitable for analog applications in terms of their noise spectral density.
The most commonly fabricated graphene transistors use intrinsic micrometer-range graphene
layers or ribbons as channel material. Owing to the specifics of the band structure of graphene,
graphene transistors exhibit the ambipolar current conduction behavior. In the ambipolar transport
regime, both hole and electron conduction are feasible depending on the applied bias.2 By properly
adjusting the gate-source and drain-source voltages, the transistor can be switched from n-type to
p-type, with electron and hole conduction dominating the current, respectively. The ambipolar
nature of the charge carrier transport may create problems for conventional applications based on
graphene transistors. At the same time, however, it opens up opportunities for increased function-
ality in non-traditional circuit architectures. For example, graphene transistors have been utilized
to demonstrate a frequency multiplier,13–15 a functional logic gate,16 and an inverter.17 However,
these designs either focus on the minimum conduction point of the ambipolar curve where the drain
current is at a minimum, which limits the options for design, or require a four-terminal device with
a top gate and a back gate that are independently controllable, increasing wiring complexity and
operational difficulty.
In this article, we demonstrate a single-transistor amplifier with three modes of operation utiliz-
ing the ambipolarity of a three-terminal graphene transistor. Depending on whether the graphene
transistor is biased at the left branch, the minimum conduction point, or the right branch of the
ambipolar curve, the amplifier will be configured in the common-drain, the frequency multiplier,
or the common-source mode of operation. To the best of our knowledge, this is the first demonstra-
tion of a single-transistor amplifier that is based on a three-terminal device and that can switch be-
tween the common-drain and common-source modes without altering the physical configuration.
The proposed triple-mode amplifier is demonstrated using a three-terminal back-gated graphene
transistor. We also show theoretically and experimentally that our graphene amplifier can greatly
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simplify communications applications such as phase shift keying (PSK) and frequency shift key-
ing (FSK). Compared to conventional designs for these applications, the proposed triple-mode
graphene amplifier (i) has a significantly simpler structure, (ii) promises a larger bandwidth and
higher frequency of operation, and (iii) promises low power consumption.
To demonstrate the triple-mode graphene amplifier, we have fabricated back-gated graphene
transistors from exfoliated graphene flakes. A representative fabricated device, the scanning elec-
tron microscope (SEM) image, the Raman spectrum of the single-layer graphene, the IDS-VGS
characteristics, and gm-VGS characteristics are shown in [figure][1][]1(a), (b), (c), (d) and (e). Fab-
rication and measurement details are provided in the methods section at the end of this article.
Strong ambipolar conduction was observed in the graphene transistors as evidenced by the “V”-
shaped IDS-VGS curve. In the ambipolar graphene transistor, the transport is dominated by electrons
and holes for high and low gate voltages, respectively, and the minimum conduction point Vmin cor-
responds to the Dirac point where electrons and holes contribute equally to the transport. The am-
bipolar graphene transistor should be regarded as n-type or p-type at high gate voltage (VGS >Vmin)
or low gate voltage (VGS < Vmin), respectively, and as hybrid-type when the gate voltage is equal
to Vmin. The small-signal transconductance gm is a key factor dominating the high-frequency per-
formance of a transistor and the gain of the amplifier. As shown in figure [figure][1][]1(e), gm
is positive when VGS > Vmin and negative when VGS < Vmin, reflecting electron current and hole
current, respectively.
The small-signal model for the back-gated graphene transistor, also referred to as the hybrid-
pi model, under different VGS is shown in [figure][2][]2(a) and [figure][2][]2(b). Here, rO is the
output resistance and gm is the small-signal transconductance of the graphene transistor. Since the
graphene transistor is p-type when VGS <Vmin, the small-signal model is similar to that of a p-type
MOSFET18 in [figure][2][]2(a). Note that for a p-type MOSFET, the voltage-controlled current
source is controlled by Vgs, yet in the graphene transistor, it is controlled by Vgd. This is because in
this paper, we always denote the terminal with higher voltage as the drain for consistency. How-
ever, for a p-type MOSFET, the terminal with higher voltage is usually denoted as the source.
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Therefore, this difference arises completely due to the notation used in this paper. Since the tran-
sistor is n-type when VGS >Vmin, the small-signal model is similar to that of an n-type MOSFET18
in [figure][2][]2(b). For VGS close to Vmin, the graphene transistor should be considered as hybrid-
type instead of either n-type or p-type. Therefore, neither the n-type nor the p-type small-signal
model is suitable to describe the performance of the graphene transistor. Finally, [figure][2][]2(c)
illustrates the circuit for small-signal analysis of the triple-mode graphene amplifier, which will be
introduced in the next section.
Since conventional circuit design has been based on unipolar devices wherein only one type of
carrier dominates the conduction, ambipolar conduction has usually been considered undesirable.
However, our work is inspired by the ability to leverage the ambipolarity of graphene transistors
during circuit operation.
Triple-Mode Amplifier
In this work, we build a triple-mode single-transistor amplifier using a single back-gated graphene
transistor and an off-chip resistor. The schematic of the graphene amplifier is shown in [figure][3][]3(a).
The supply voltage VDD is set to 1 V and the resistor Rload is 20 kΩ. Vbias is a fixed DC voltage
and Vac is a small sinusoidal AC signal. The gate-source voltage of the graphene transistor is
hence equal to Vbias+Vac. We show that depending on the relationship between Vbias and the Dirac
point Vmin, this amplifier can have three modes of operation. In each mode, the amplifier exhibits
different performance in terms of the small-signal voltage gain ∆Vout/∆Vin, which is given by the
expression ∆(VDD− IDSRload)/∆Vin.
Mode 1 Vbias < Vmin: When Vbias < Vmin, the transistor is biased at the left branch of the am-
bipolar conduction curve, so the small-signal transconductance gm of the transistor is negative. In
the positive phase of Vac, IDS decreases as VGS increases. As a result, the voltage drop across the
resistor decreases and Vout increases. It can be similarly inferred that in the negative phase of Vac,
Vout will decrease. Therefore, the small-signal voltage gain in mode 1 is positive, and the input
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and the output signals have the same phase. From the transport perspective, when Vbias < Vmin,
the current is mainly due to hole conduction, so the transistor can be regarded as p-type. Under
this condition, the circuit is configured as a common-drain amplifier. Analytically, the gain of the
amplifier in this mode is given by the expression |gm|Rtotal/(|gm|Rtotal +1), where Rtotal is the par-
allel combination of the load resistor Rload and the inherent output resistance rO of the graphene
transistor. This expression can be derived from the small-signal analysis of the complete cir-
cuit illustrated in [figure][2][]2(c), using the small-signal model for the graphene transistor shown
in [figure][2][]2(a). The measured results for mode 1 is presented in [figure][3][]3(c). The applied
bias voltage Vbias is 6.5 V and the frequency of the input AC signal Vac is 10 kHz.
Mode 2 Vbias >Vmin: When Vbias >Vmin, the transistor is biased at the right branch of the ambipolar
conduction curve, so the small-signal transconductance gm of the transistor is positive. In the
positive phase of Vac, IDS increases as VGS increases. As a result, the voltage drop across the resistor
increases and Vout decreases. It can be similarly inferred that in the negative phase of Vac, Vout will
increase. Therefore, the small-signal voltage gain in mode 2 is negative, and the output signal will
exhibit a phase shift of 180◦ with respect to the input signal. From the transport perspective, when
Vbias >Vmin, the current is mainly due to electron conduction, so the transistor can be regarded as
n-type. Under this condition, the circuit is configured as a common-source amplifier. Analytically,
the gain of the amplifier in this mode is given by the expression −|gm|Rtotal, where Rtotal is the
parallel combination of Rload and rO. As in mode 1, this expression can be derived from the
small-signal analysis of the complete circuit illustrated in [figure][2][]2(c), using the small-signal
model for the graphene transistor shown in [figure][2][]2(b). The measured results for mode 2 is
presented in [figure][3][]3(e). The applied bias voltage Vbias is 17.5 V and the frequency of the
input AC signal Vac is 10 kHz.
Mode 3 Vbias =Vmin: When Vbias =Vmin, the transistor is biased at the minimum conduction point.
In the positive phase of Vac, the small-signal transconductance is positive. As a result, the small-
signal voltage gain is negative, as analyzed in mode 2. In contrast, in the negative phase of Vac,
the small-signal transconductance is negative. As a result, the small-signal voltage gain of the
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amplifier is positive, as analyzed in mode 1. Thus, when Vbias is equal to Vmin, the input signal sees
a positive gain in its positive phase and a negative gain in its negative phase, resulting in frequency
doubling. The measured results for mode 3 is presented in [figure][3][]3(d). The applied bias
voltage Vbias is 11.1 V and the frequency of the input AC signal Vac is 4 kHz. The spectral purity
of the obtained output was analyzed using the fast Fourier transform. Frequency doubling effect is
clearly observed since it is observed that 83% of energy of the output signal is at the frequency of
8 kHz. This effect has also been previously reported.13
The proposed single-transistor graphene amplifier utilizes the key concept of biasing in analog
circuits, i.e., only a small range of I-V characteristics near the bias point are necessary to optimize
the circuit performance. For this reason, ambipolar conduction can provide a larger design-space
than unipolar conduction because of the richer diversity of I-V characteristics. Compared to the
traditional amplifiers based on unipolar devices, the proposed single-transistor amplifier provides
greater in-field controllability as it can switch between the three modes during operation. To the
best of our knowledge, this is the first work to demonstrate that a single-transistor amplifier based
on a three-terminal device can be in-field configured to function as both a common-source and a
common-drain amplifier. The small-signal gain observed in the three modes of operation is≈ 0.01-
0.02, which is consistent with the small-signal gain that has been reported for graphene transistors
in literature.13,14,17 The low gain can be attributed to the immaturity of the fabrication techniques
common to all graphene devices. In this article, we demonstrate that the proposed single-transistor
triple-mode amplifier can greatly simplify circuits in common communications applications such
as PSK and FSK. Both PSK and FSK are important digital modulation techniques. PSK is widely
used in wireless applications such as Bluetooth, radio-frequency identification (RFID), and Zig-
Bee, while FSK is often used in audio and radio systems.19
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Applications
We first consider the application of PSK. For brevity, we consider binary PSK (BPSK) that is the
most basic variant of PSK in this article, but the idea can be extended to other forms of PSK such
as quadrature PSK (QPSK). In BPSK, the phase of the small AC carrier signal is modulated and
shifted between 0◦ and 180◦ to represent the data stream, which takes the binary value of (0,1).
By using the triple-mode amplifier, BPSK modulation can be achieved by applying the sinusoid
carrier as the small AC signal Vac and the data stream, which is the large square wave signal,
as the bias Vbias. If the swing of the square wave signal Vbias is chosen such that the amplifier
can be switched between the positive-gain and negative-gain modes, the carrier signal will either
experience no phase shift or a phase shift of 180◦. The experimental results for BPSK modulation
is presented in [figure][4][]4. The biasing voltage Vbias is switched between 5.83 V and 16.8 V,
representing digital data ‘0’ and ‘1’, respectively. It is generated as a square wave signal from the
signal generator. When Vbias is 5.83 V, the graphene transistor is biased at the left branch, so the
amplifier operates in mode 1 with a positive gain. When Vbias is 16.8 V, the graphene transistor is
biased at the right branch, so the amplifier operates in mode 2 with a negative gain. The frequency
of Vac is 10 kHz. Note that the output signal has different DC voltages when the amplifier is
configured in mode 1 and mode 2, which may not be preferred during demodulation. However, the
DC voltage can be easily filtered out using a high-pass filter.
We next consider binary FSK (BFSK) that is the most basic variant of FSK for illustration. In
BFSK, the frequency of the small AC carrier signal is modulated and shifted between fc1 and fc2
to represent the data stream, which takes the binary value of (0,1). If fc2 = 2 fc1, such as in the case
of Kansas City standard (KCS) for audio cassette drives where fc1=1200 Hz and fc2=2400 Hz,
BFSK modulation can be successfully achieved using the proposed triple-mode amplifier. Again,
as in the case of BPSK, we can apply the sinusoid carrier as a small AC signal and the data stream,
which is the large square wave signal, as the bias. If the square wave signal Vbias is chosen such
that the amplifier is biased in mode 3 or in either mode 1/mode 2, the frequency of the output
signal will either be doubled or remain the same, realizing BFSK. The experimental results for
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BFSK modulation is presented in [figure][5][]5. The biasing voltage Vbias, generated as a square
wave signal from the signal generator is switched between 11.1 V and 21.9 V, representing digital
data ‘0’ and ‘1’, respectively. When Vbias is 11.1 V, the graphene transistor is biased at the Dirac
point Vmin, so the amplifier operates in mode 3. When Vbias is 16.8 V, the graphene transistor is
biased at the right branch, so the amplifier operates in mode 2 with a negative gain. The problem
of mismatched DC voltage at the output can be similarly solved by using a high-pass filter.
For comparison, traditional PSK and FSK modulation is usually achieved using analog mul-
tipliers that require multiple transistors and/or filtering devices. However, by leveraging the am-
bipolar conduction, the proposed amplifier provides a single-transistor design to achieve PSK and
FSK modulation. It greatly simplifies the circuit design and the simple structure will potentially
also lower power consumption. Note that the concept described in this article also applies to other
materials exhibiting ambipolar conduction properties, such as silicon nanowires,20 organic semi-
conductor heterostructures,21 and carbon nanotubes (CNTs).22 Among these materials, both CNTs
and graphene have high mobility that is preferable for high-frequency analog applications. How-
ever, the two-dimensional planar structure of graphene enables the current to be easily increased
by increasing the width of the graphene channel, which is advantageous over CNT transistors.
Given the excellent advantages of the triple-mode amplifier, there are several directions that
merit further investigation to optimize its performance. Currently, the gain of the amplifier is low
and of the order of 0.01-0.02. This is because (i) the graphene transistor exhibits low small-signal
transconductance gm and (ii) the transistor operates in the linear region, with a small inherent out-
put resistance rO. We believe that this problem can be solved by improving the device structure
and channel quality, increasing the gm, and pushing the transistor into the saturation region. In-
deed, a frequency multiplier (mode 3 application of the triple-mode amplifier) with a small-signal
gain of 0.15 has been recently reported using the relatively mature carbon nanotube technology.15
Another challenge is the mismatch in gain between the different modes for applications such as
PSK and FSK, which may result in extra power loss and higher bit-error rate. We anticipate that
the mismatch will increase as the gain increases. We believe that the mismatch results from (i)
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asymmetry in the I-V characteristics between the left and the right branch of the ambipolar curve
and (ii) the inherent performance differences between the common-source and the common-drain
amplifier. Asymmetry between the electron and hole branches can be reduced by improving the
cleanliness of the sample. For example, e-beam resist residue that is present in the fresh fabricated
devices can be removed by annealing the device in Ar/H2.23 Inherent performance differences
between the different modes of operation can be reduced by introducing feedback and using differ-
ential outputs. Other non-idealities in the output signal such as distortions and glitches exist, but
we believe that they can be addressed by improving the quality of the graphene transistor.
Conclusions
In summary, we propose and experimentally demonstrate a triple-mode single-transistor graphene
amplifier in this article. The graphene amplifier was built using a three-terminal back-gated single-
layer graphene transistor and an off-chip resistor. The ambipolarity of charge transport in graphene
is an essential element for the triple-mode operation of the amplifier. Depending on the bias volt-
age, the amplifier can be configured in either the common-source, common-drain, or frequency
multiplication mode of operation. To the best of our knowledge, this is the first demonstration of a
single-transistor amplifier that can be tuned between the common-source and common-drain con-
figuration using a single three-terminal transistor. We also experimentally demonstrated that the
in-field controllability can be used to realize the modulation necessary for phase shift keying and
frequency shift keying in communications circuits. As progress is made in graphene-based thin
films for transparent and printable electronics, such simple circuits deliver both high functionality
and in-field configuration capability necessary for large-scale integration and commercialization.
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Methods
Graphene transistor fabrication. In this work, the back-gated graphene transistor is fabricated
using the following methods. Graphene flakes were placed on a standard silicon substrate with
300 nm SiO2 on the top. The number of atomic layers and quality of graphene flakes were veri-
fied by micro-Raman spectroscopy through the conventional procedure of the 2D/G’ Raman-band
deconvolution.24–26 The p-type degenerately doped Si substrate was used as the back gate to tune
the Fermi-level position of graphene. The source and drain electrodes were fabricated by electron
beam lithography (EBL) followed by the electron beam evaporation of Ti/Au with the thickness of
8/80 nm. The channel width of the fabricated devices was 2 µm and the length was 9 µm. The DC
electrical characteristics of the fabricated graphene transistors were measured by the probe station
(Agilent 4142) under ambient conditions.27 The gate biases ranging from -10 V to 30 V were ap-
plied for the back gate measurements at a fixed drain bias of 0.5 V. The Ion/Ioff ratio was around
3, while the charge carrier mobility of these devices was in the range 3000–4000 cm2V−1s−1 at
room temperature.
Triple-mode amplifier circuit setup. The schematic of the graphene amplifier is shown in [figure][3][]3(a).
Vbias is a fixed DC voltage and Vac is a small sinusoidal AC signal. The input and output voltages
of the triple-mode single-transistor graphene amplifier are measured using an oscilloscope (Agi-
lent DSO3102A). Vbias and VDD are applied using a power supply (Kepco ABC 40-0.5), and Vac is
applied using a signal generator (GM Instek GFG 8020H).
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Figure 1: (a) Optical micrograph image of a representative fabricated back-gated graphene tran-
sistor. (b) SEM image of source and drain electrodes of a representative back-gated graphene
transistor. (c) The Raman spectrum of the single-layer graphene. (d) IDS-VGS characteristics of
the graphene transistor for VDS = 0.5 V. The current is minimum at the Dirac point. (e) gm-VGS
characteristics for VDS = 0.5 V. The transconductance gm is 0 at the Dirac point.
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Figure 2: In (a) and (b), we present the small-signal model for the back-gated graphene transistor,
also referred to as the hybrid-pi model, under different VGS. Here, gm is the transconductance and
rO is the output resistance. The small-signal model in (a) is used when VGS < Vmin. Under this
condition, the graphene transistor is p-type and the small-signal model is similar to that of a p-type
MOSFET.18 Note that for a p-type MOSFET, the voltage-controlled current source is controlled
by Vgs, yet in the graphene transistor, it is controlled by Vgd. This is because in this paper, we
always denote the terminal with higher voltage as the drain for consistency. However, for a p-
type MOSFET, the terminal with higher voltage is usually denoted as the source. Therefore, this
difference arises completely due to the notation used in this paper. As VGS increases, the back-
gated graphene transistor gradually turns from p-type to n-type and the small-signal model in (b) is
used when VGS >Vmin. Under this condition, the graphene transistor is n-type and the small-signal
model is similar to that of an n-type MOSFET.18 Note that when VGS is close to Vmin, the graphene
transistor should be considered as hybrid-type instead of either n-type or p-type. Therefore, neither
the n-type nor the p-type small-signal model is suitable to describe the performance of the graphene
transistor. In (c), we present the circuit for small-signal analysis of the triple-mode graphene
amplifier from [figure][3][]3(a). Note that in small-signal circuit analysis, the power supply is
shorted and the nodes for VDD and ground are replaced by a single reference.
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Figure 3: (a) The schematic for the triple-mode single-transistor graphene amplifier based on an
off-chip resistor Rload. (b) The IDS-VGS characteristics of the graphene transistor. The three dots
represent three representative bias voltages for the three different modes of operation. From the left
to the right, for the three bias voltages, the amplifier is configured in the common-drain mode, the
frequency multiplication mode, and the common-source mode, respectively. (c) The AC coupled
input and output signals when the amplifier is biased at the left branch of the ambipolar curve.
In this configuration, the amplifier is in the common-drain mode, and the output signal has the
same frequency and phase as the input signal. (d) The AC coupled input and output signals when
the amplifier is biased at the Dirac point. In this configuration, the amplifier is in the frequency
multiplication mode, and the frequency of the output signal is doubled as compared to that of the
input signal. (e) The AC coupled input and output signals when the amplifier is biased at the right
branch of the ambipolar curve. In this configuration, the amplifier is in the common-source mode,
and the output signal has the same frequency but a 180◦ phase shift as compared to the input signal.
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Figure 4: (a) Two bias voltages, 5.83 V and 16.8 V, represent ‘0’ and ‘1’. (b) Experimental results
for BPSK modulation. Note that when the bias voltage is 5.83 V, the amplifier is configured in
mode 1 and the output signal has the same phase as the input signal. When the bias voltage is
16.8 V, however, the amplifier is configured in mode 2 and the output signal has a phase shift of
180◦ as compared to the input signal.
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Figure 5: (a) Two bias voltages, 11.1 V and 21.9 V, represent ‘0’ and ‘1’. (b) Experimental results
for BFSK modulation. Note that when the bias voltage is 11.1 V, the amplifier is configured in
mode 3 and the frequency of the output signal is doubled in comparison to the input signal. When
the bias voltage is 21.9 V, however, the amplifier is configured in mode 2 and the output signal has
the same frequency as the input signal.
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